


RFEVM development

platform

ACRF47 User Manual

Rev. 1.0



Version Record

Version	Date	Release By	Description
Rev 1.0	2024/3/11	Kathy Xia	First Release

Table of Contents

Version Record	2
Part 1: ACRF47 SOM Module	4
Part 1.1: Introduction	4
Part 1.2: Zynq Chip	5
Part 1.3: DDR4 SDRAM.....	6
Part 1.4: QSPI Flash	7
Part 1.5: EEPROM	9
Part 1.6: Clock Configuration.....	9
Part 1.7: PS-GTR Interface	11
Part 1.8: PCIE Gen4 Connector (Requires PCIe carrier card)	11
Part 1.9: RF-ADC Interface.....	12
Part 1.10: RF-DAC Interface	12
Part 1.11: Power Source.....	13
Part 1.12: Structure Diagram	15
Part 1.13: Connector Pin Definition	15

Part 1: ACRF47 SOM Module

Part 1.1: Introduction

The ZYNQ chip of ACRF47 SOM module is based on Zynq UltraScale+ RFSoC Gen3 series ZU47DR-2FFVE1156I of XILINX.

This module uses six DDR4 chips MT40A512M16 from Micron, in which four DDR4 chips are mounted on the PS side to form a 64-bit data bus width and two pieces of DDR4 are mounted on the PL side to form a 32-bit data bus width. DDR4 capacity is 1GB per chip. DDR4 SDRAM can run up to 1200MHz (2400Mbps data rate). In addition, 1Gbit QSPI FLASH is also integrated on the module for boot storage configuration and system files.

To connect with the base board, the two 400Pin board-to-board connectors of this module expand the USB3.0 interface, Gigabit Ethernet interface, SD card interface, M.2 interface and the remaining MIO interface at the PS end, and expand four pairs of PS MGT high-speed transceiver interfaces; As well as 1 QSFP28 interface, 1 SFP interface and other IO at the PL end.




Figure 1: Front view of ACRF47 module




Figure 2: Back view of ACRF47 module

Part 1.2: Zynq Chip

The ACRF47 module uses a Zynq UltraScale+ RFSoc Gen3 series chip from Xilinx, model ZU47DR-2FFVE1156I. FPGA resources in the programmable logic section can provide high-throughput digital signal processing (DSP) and IP cores, such as digital up/down conversion (DUC/DDC) cores. FPGA acceleration is made easier by the software radio development architecture application programming interface and the FPGA infrastructure. This helps you get up and running quickly so you can focus on value-added IP. An FPGA system for common functions such as Fast Fourier Transform (FFT) and Finite Impulse Response (FIR) filters is a good place to start. You can then add your own IP blocks to the modular architecture using your preferred hardware description language (HDL). In addition to the FPGA architecture portion of the system, the Xilinx UltraScale+ RFSoc is equipped with four on-board application processing units (APUs) and two real-time processing units (RPUs). For applications that require an on-board embedded operating system for standalone operation.




Figure 3: Block diagram of RFSOM hardware system

ACRF47 can support full differential extraction of AD/DA channels. Users can define RF conditioning circuits as required, support DC and AC coupling, and support PA \ LNA amplifier conditioning circuits. It can also support optional RF front-end, LO converter, duplexer, PA, LNA, etc.

Part 1.3: DDR4 SDRAM

The ACRF47 module is equipped with six Micron 1GB DDR4 chips, model MT40A512M16GE-083E, in which four DDR4 chips are mounted on the PS side, forming 64bit data bus bandwidth. Two pieces of DDR4 chips are mounted on the PL side to form 32bit data bus bandwidth. The maximum operating speed of DDR4 SDRAM on the PS side can reach 1200MHz (data rate 2400Mbps), and four DDR4 storage systems directly connected to the memory interface of the bank 504 of the PS. The maximum running speed of DDR4 SDRAM on the PL side can reach 1200MHz (data rate 2400Mbps), and two DDR4 chips are connected to the BANK65 and BANK66 interfaces of the FPGA. The specific configuration of PS-side and PL-side DDR4 SDRAM is shown in the following table.

Location	Tag number	Chip model	Capacity	Manufacturer
PS	UM5,UM6,UM7,UM8	MT40A512M16GE-083E	512x16bit	Micron
PL	UM1,UM2	MT40A512M16GE-083E	512x16bit	Micron

Table 1: DDR4 SDRAM Configuration

The hardware connection mode of DDR4 on the PS side is shown in figure 4:




Figure 4: Schematic diagram of PS-side DDR4 SDRAM connection

The hardware connection mode of DDR4 SDRAM on the PL is shown in figure 5:




Figure 5: Schematic diagram of PL-side DDR4 SDRAM connection

Part 1.4: QSPI Flash

The ACRF47 module is equipped with two 512Mbit QUAD SPI FLASH chips to form an 8-bit bandwidth data bus. The FLASH model is MT25QU512ABBIW9-0SIT, which uses 1.8V CMOS Voltage standard. Due to the non-volatile nature of QSPI FLASH, it can be used as the boot device of the system to store the boot image of the system. These images mainly include FPGA bit files, ARM application code and its user data files. See the following table for the specific model and related features of QSPI Flash.

Location	Tag number	Chip model	Capacity	Manufacturer
PS	U5,U6	MT25QU512ABBIW9-0SIT	512M bit	Micron

Table 2: QSPI Flash Models and Parameters

The QSPI FLASH is connected to the MIO of BANK500, the PS part of the ZYNQ chip. In the system design, it is necessary to configure these MIO functions of PS end as QSPI Flash interfaces.




Figure 6: QSPI FLASH Connection Diagram

Signal name	Pin name	Pin number
SPIL_SCLK	PS_MIO0	J17
SPIL_MO1	PS_MIO1	J18
SPIL_MO2	PS_MIO2	J16
SPIL_MO3	PS_MIO3	K16
SPIL_MO0	PS_MIO4	G15
SPIL_CS	PS_MIO5	H18
SPIH_CS	PS_MIO7	K17
SPIH_MO0	PS_MIO8	E15
SPIH_MO1	PS_MIO9	F15
SPIH_MO2	PS_MIO10	C15
SPIH_MO3	PS_MIO11	G16
SPIH_SCLK	PS_MIO12	B15

Table 3: Configuring Chip Pin Assignments

Part 1.5: EEPROM

The ACRF47 module has an EEPROM on board, the model is AT24CM01, the capacity is 1Mbit, and it is connected to the PS end for communication through the IIC bus.




Figure 7: EEPROM Hardware Schematic

Signal name	Pin name	Pin number	Remark
IIC_SDA	PS_MIO25	B17	I2C Data Signal
IIC_SCL	PS_MIO24	A17	I2C Clock Signal

Table 4: EEPROM Pin Assignment

Part 1.6: Clock Configuration

Dual crystal oscillator clock is provided on SOM module. The system clock uses 33.333MHz active crystal oscillator by default. The package is 3.2x2.5mm. Crystal 32.768 KHz, driving the ACRF47 internal RTC circuit. The schematic diagram of the clock circuit design is shown in the following figure:




Figure 8: Schematic diagram of crystal oscillator

The module system uses LMK04828 clock chip to distribute the clock required by each module, and the main crystal oscillator uses 19.2MHz high stability OCXO. Support GTY recovery clock, support input of external reference clock and SYSREF input, and realize parallel connection of multiple modules to form a larger-scale coherent RF channel.




Figure 9: Schematic diagram of clock distribution connection

Part 1.7: PS-GTR Interface

The PS-side GTR high-speed BANK of the ACRF47 module is not used and is pulled out through the connector. It supports a data rate of up to 6.0 Gb/s and can be used as x1, x2 and x4 of PCIE Gen2. As well as can also be used as a SATA interface, supporting 1.5Gb/s, 3.0Gb/s, 6Gb/s data rates, and DP interface and USB3.0 interface and other applications.




Figure 10: Mapping Diagram of GTR High-speed Transceiver at PS End

Part 1.8: PCIE Gen4 Connector (Requires PCIe carrier card)

The ACRF47 supports the GTY high-speed transceiver, which enables PCIe x8 Gen4.0 at data rates up to 16.0 Gb/s, as well as 100G optical interface interconnects. It is convenient for users to develop for the second time, and the design risk is small, convenient, and flexible.

U1-7


BANK129

Figure 11: High Speed Transceiver Map

Part 1.9: RF-ADC Interface

The FPGA chip used in the ACRF47 module is the only single-chip adaptive radio platform of Zynq UltraScale+ RFSoC Gen3 series in the industry, which integrates a 14-bit RF-ADC. The maximum sampling rate is up to 5GSPS, and the VCM signal is also brought out to the connector, making it easier for the user to adjust the common-mode voltage.

U1-8


BANK224

Figure 12: RF-to-ADC Interface Schematic

Part 1.10: RF-DAC Interface

The FPGA chip used in the core module of ACRF47 is the only single-chip adaptive radio platform of Zynq UltraScale+ RFSoC Gen3 series in the industry. The chip integrates a 14-bit RF-DAC with a maximum sampling rate of 9.85 GSPS.

U1-12




Figure 13: RF-to-DAC Interface Schematic

Part 1.11: Power Source

The ACRF47 module is powered by DC 5V, and the power is supplied to the module through the connector in base board. The ACRF47 module typically consumes 60W. The 5V system power supply drives the FPGA and other circuits on the board by converting different voltages through the buck regulator. The power supply of the ADC and DAC on the board is provided by the linear low-voltage LDO, which has good power supply rejection (PSRR).

The extended IO BANK interface level of the core module is shown in the figure below:

BANK	Level (V)	Remark
BANK89	Supplied from the base board	HD _ BANK supports 1.2 ~ 3.3V (HD I/O only) at $\pm 5\%$
BANK128	MGTY	PCIE Gen4 signal
BANK129	MGTY	PCIE Gen4 signal
BANK501	Supplied from the base board	MIO BANK supports 1.8V, 2.5V, and 3.3V at $\pm 5\%$
BANK502	Supplied from the base board	MIO BANK supports 1.8V, 2.5V, and 3.3V at $\pm 5\%$
BANK503	1.8 V fixed	Configure pin output, mode selection, system reset signal
BANK505	PS_MGTR	Without any definition, the high-speed signal pin and clock signal are all pulled out to the connector.

Table 5: Extended IO BANK interface level of the core module

The power supply design block diagram of the ACRF47 core module is shown below:




Figure 14: Design block diagram of ACRF47 module power supply

Part 1.12: Structure Diagram




Figure 15: Front view of ACRF47 core module

Part 1.13: Connector Pin Definition

Two high-speed expansion ports are extended on the module, and two 400Pin inter-board connectors (J1, J2) are used to connect with the base board. The connector is the LPAM_50_01_0_L_08_2_K_TR connector of Samtec.

The connector signals are defined as follows:

Mark Number	Signal Network						
A1	GND	B1	VCC_5V	C1	VCC_5V	D1	VCC_5V
A2	GND	B2	VCC_5V	C2	VCC_5V	D2	VCC_5V
A3	GND	B3	GND	C3	GND	D3	GND
A4	GND	B4	GND	C4	GND	D4	GND
A5	GND	B5	GND	C5	GND	D5	GND
A6	GND	B6	GND	C6	GND	D6	GND
A7	GND	B7	BANK89_IO_L1P	C7	BANK89_IO_L1N	D7	GND
A8	GND	B8	GND	C8	GND	D8	BANK89_IO_L2P

E38	BANK128_MG T_RX2_N	F38	GND	G38	GND	H38	GND
E39	GND	F39	BANK128_MGT_ TX2_P	G39	BANK128_M GT_TX2_N	H39	GND
E40	BANK128_MG T_CLK1_N	F40	GND	G40	GND	H40	GND
E41	GND	F41	BANK128_MGT_ TX0_P	G41	BANK128_M GT_TX0_N	H41	GND
E42	BANK128_MG T_TX1_N	F42	GND	G42	GND	H42	GND
E43	GND	F43	BANK505_MGT_ TX2_P	G43	BANK505_M GT_TX2_N	H43	GND
E44	BANK505_MG T_TX1_N	F44	GND	G44	GND	H44	GND
E45	GND	F45	BANK505_MGT_ RX2_P	G45	BANK505_M GT_RX2_N	H45	GND
E46	BANK505_MG T_RX3_N	F46	GND	G46	GND	H46	GND
E47	GND	F47	BANK129_MGT_ CLK1_N	G47	BANK129_M GT_CLK1_P	H47	GND
E48	BANK505_MG T_RX0_N	F48	GND	G48	GND	H48	GND
E49	GND	F49	GND	G49	GND	H49	GND
E50	GND	F50	GND	G50	GND	H50	GND

Table 7: Definition of J2 connector signal