


Features

- n Thyristor for line frequency
- n Planar passivated chip
- n Long-term stability

Typical Applications

- n High power industrial and power transmission
- n DC and AC motor control
- n AC controllers

$I_{T(AV)}$	50A
V_{DRM}/V_{RRM}	1200V
I_{TSM}	600 A
I^2t	1800 A ² s



SYMBOL	CHARACTERISTIC	TEST CONDITIONS	$T_J(^{\circ}C)$	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Double side cooled, $T_C = 80^{\circ}C$	125			50	A
V_{DRM} V_{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	$V_{DRM} \& V_{RRM}$, $t_p = 10ms$	125			1200	V
I_{DRM} I_{RRM}	Repetitive peak current	at V_{DRM} at V_{RRM}	125			10	mA
			25			100	uA
I_{TSM}	Surge on-state current	10ms half sine wave $V_R = 0.6V_{RRM}$	125			600	A
I^2t	I^2t for fusing coordination					1800	A ² s
V_{TO}	Threshold voltage		125			0.9	V
r_T	On-state slope resistance					6.2	mΩ
V_{TM}	Peak on-state voltage	$I_{TM} = 50A$	25			1.4	V
		$I_{TM} = 110A$	25			1.8	V
dv/dt	Critical rate of rise of off-state voltage	$V_{DM} = 0.67V_{DRM}$	125	1000			V/μs
di/dt	Critical rate of rise of on-state current	$V_{DM} = 67\%V_{DRM}$ to 800A, Gate pulse $t_r \leq 0.5\mu s$ $I_{GM} = 1.5A$ Repetitive	125		100		A/μs
C_J	Junction capacitance	$V_R = 400V$, $f = 1MHz$	25		23		pF
I_L	Latching current	$I_G = 1.2 I_{GT}$				200	mA
I_{GT}	Gate trigger current	$V_A = 12V$, $I_A = 1A$	25			100	mA
V_{GT}	Gate trigger voltage					1.8	V
I_H	Holding current					150	mA
V_{GD}	Non-trigger gate voltage	$V_{DM} = 0.67V_{DRM}$	125	0.25			V
$R_{th(j-c)}$	Thermal resistance Junction to case	At 180° sine double side cooled Clamping force 7.0kN				0.3	°C/W
T_{stg}	Stored temperature			-40		150	°C
Outline	TO-247						

Outline:

