

Features

n Thyristor for line frequency

n Planar passivated chip

n Long-term stability

Typical Applications

n High power industrial and power transmission

n DC and AC motor control


n AC controllers

I_{T(AV)} 50A

V_{DRM/V_{RRM}} 1200V

I_{TSM} 600 A

I²t 1800 A²s



SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T _j (°C)	VALUE			UNIT
				Min	Type	Max	
I _{T(AV)}	Mean on-state current	180° half sine wave 50Hz Double side cooled,	T _C = 80°C	125		50	A
V _{DRM} V _{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	V _{DRM} &V _{RRM} , tp=10ms		125		1200	V
I _{DRM} I _{RRM}	Repetitive peak current	at V _{DRM} at V _{RRM}	125			10	mA
			25			100	uA
I _{TSM}	Surge on-state current	10ms half sine wave V _R =0.6V _{RRM}	125			600	A
I ² t	I ² t for fusing coordination					1800	A ² s
V _{TO}	Threshold voltage		125			0.9	V
r _T	On-state slope resistance					6.2	mΩ
V _{TM}	Peak on-state voltage	I _{TM} =50A	25			1.4	V
		I _{TM} =110A	25			1.8	V
dV/dt	Critical rate of rise of off-state voltage	V _{DM} =0.67V _{DRM}	125	1000			V/μs
di/dt	Critical rate of rise of on-state current	V _{DM} = 67%V _{DRM} to 800A, Gate pulse t _r ≤0.5μs I _{GM} =1.5A Repetitive	125		100		A/μs
C _J	Junction capacitance	V _R =400V, f=1MHz	25		23		pF
I _L	Latching current	I _G =1.2 I _{GT}				200	mA
I _{GT}	Gate trigger current	V _A =12V, I _A =1A	25			100	mA
V _{GT}	Gate trigger voltage					1.8	V
I _H	Holding current					150	mA
V _{GD}	Non-trigger gate voltage	V _{DM} =0.67V _{DRM}	125	0.25			V
R _{th(j-c)}	Thermal resistance Junction to case	At 180° sine double side cooled Clamping force 7.0kN				0.3	°C /W
T _{stg}	Stored temperature			-40		150	°C
Outline		TO-247					

Outline: